


In this lab we will

- Design the schematic for the Clocked SR latch and analyze its functionality
- Design the layout for the Clocked SR latch and analyze its functionality
- Design the schematic for the Master-Slave D Flip Flop and analyze its functionality



PART 1: Clocked SR latch (Schematic)

Design the schematic for Clocked SR latch and verify its functionality

- 1- Measure the D-to-Q delay propagation delay of the latch
- 2- Measure the Clk-to-Q delay of the latch

PART 2: Clocked SR latch (Layout) (Post lab)

Design the layout for Clocked SR latch and verify its functionality

- 1- Measure the D-to-Q delay propagation delay of the latch
- 2- Measure the Clk-to-Q delay of the latch